
16 imes 5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMO WITH 3-STATE OUTPUTS

SDLS207B - SEPTEMBER 1976 - REVISED APRIL 1998

- **Independent Asychronous Inputs and Outputs**
- 16 Words by 5 Bits
- DC to 10-MHz Data Rate
- 3-State Outputs
- Packaged in Standard Plastic 300-mil DIPs

description

This 80-bit active-element memory is a monolithic Schottky-clamped transistor-transistor (STTL) array organized as 16 words by 5 bits. A memory system using the SN74S225 easily can be expanded in multiples of 48 words or of 10 bits as shown in Figure 3. The 3-state outputs controlled by a single output-enable (\overline{OE}) input make bus connection and multiplexing easy.



A first-in, first-out (FIFO) memory is a storage device that allows data to be written into and read from its array at independent data rates. This FIFO is designed to process data at rates from dc to 10 MHz in a bit-parallel format, word by word.

Reading or writing is done independently, utilizing separate asynchronous data clocks. Data can be written into the array on the low-to-high transition of either load-clock (CLKA, CLKB) input. Data can be read out of the array on the low-to-high transition of the unload-clock (UNCK IN) input (normally high). Writing data into the FIFO can be accomplished in one of two ways:

- In applications not requiring a gated clock control, best results are achieved by applying the clock input to one of the clocks while tying the other clock input high.
- In applications needing a gated clock, the load clock (gate control) must be high for the FIFO to load on the next clock pulse.

CLKA and CLKB can be used interchangeably for either clock gate control or clock input.

Status of the SN74S225 is provided by three outputs. The input-ready (IR) output monitors the status of the last word location and signifies when the memory is full. This output is high whenever the memory is available to accept any data. The unload-clock (UNCK OUT) output also monitors the last word location. This output generates a low-logic-level pulse (synchronized to the internal clock pulse) when the location is vacant. The third status output, output ready (OR), is high when the first word location contains valid data and UNCK IN is high. When UNCK IN goes low, OR will go low and stay low until new valid data is in the first word position. The first word location is defined as the location from which data is provided to the outputs.

The data outputs are noninverted with respect to the data inputs and are 3-state, with a common control input (OE). When OE is low, the data outputs are enabled to function as totem-pole outputs. A high logic level forces each data output to a high-impedance state while all other inputs and outputs remain active. The clear (CLR) input invalidates all data stored in the memory array by clearing the control logic and setting OR to a low logic level on the high-to-low transition of a low-active pulse.

The SN74S225 is characterized for operation from 0°C to 70°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN74S225 16×5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

SDLS207B - SEPTEMBER 1976 - REVISED APRIL 1998


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12.




functional block diagram



schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	\dots -0.5 V to 7 V
Input voltage range, V _I	-0.5 V to 5.5 V
Off-state output voltage range	–0.5 V to 5.5 V
Package thermal impedance, θ _{JA} (see Note 2)	67°C/W
Storage temperature range, T _{stg}	. -65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	V _{CC} Supply voltage			5	5.25	V
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
lau	High lovel output output	Q outputs			-6.5	mA
IOH	IOH High-level output current				-3.2	IIIA
IOL Low-level output current	Low lovel output current	Q outputs			16	mA
	Low-level output current	All other outputs			8	IIIA
T _A Operating free-air temperature			0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
VIK		$V_{CC} = 4.75 V,$	I _I = -18 mA			-1.2	V	
\/a	Q outputs	$V_{CC} = 4.75 V,$	$I_{OL} = -6.5 \text{ mA}$	2.4	2.9		V	
VOH	All others	$V_{CC} = 4.75 V$,	$I_{OL} = -3.2 \text{ mA}$	2.4	2.9		· ·	
\/a:	Q outputs	$V_{CC} = 4.75 \text{ V},$	$I_{OL} = 16 \text{ mA}$		0.35	0.5	⊣ ∨ I	
VOL	All others	$V_{CC} = 4.75 V$,	I _{OL} = 8 mA		0.35	0.5		
lozh		$V_{CC} = 5.25 \text{ V},$	V _O = 2.4 V			50	μΑ	
lozL		$V_{CC} = 5.25 \text{ V},$	V _O = 0.5 V			-50	μΑ	
П		V _{CC} = 5.25 V,	V _I = 5.5 V			1	mA	
	Data	V-2 F 25 V	V: 0.7.V			40	μΑ	
lін	All others	V _{CC} = 5.25 V,	V _I = 2.7 V		2			
1	Data	V 505V	V 05V			-1	A	
l IIL	All others	$V_{CC} = 5.25 \text{ V},$	V _I = 0.5 V			-0.25	mA	
los [‡]	•	$V_{CC} = 5.25 \text{ V},$	V _O = 0	-30		-100	mA	
ICC§		V _{CC} = 5.25 V			80	120	mA	

timing requirements over recommended operating conditions (unless otherwise noted) (see Figure 1)

			MIN	NOM	MAX	UNIT
fclock	f _{clock} Clock frequency				10	MHz
		CLKA or CLKB high	25			
t _w Pu	Pulse duration	UNCK IN low	7			ns
		CLR low	40			
	Setup time before CLKA↑ or CLKB↑	Data (see Note 3)	-20			no
tsu		CLR inactive	25			ns
th	Hold time after CLKA↑ or CLKB↑		70			ns

NOTE 3: Data must be set up within 20 ns after the load-clock positive transition.



[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ Duration of the short circuit should not exceed one second. § I_{CC} is measured with all inputs grounded and the outputs open.

SN74S225 16×5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

SDLS207B - SEPTEMBER 1976 - REVISED APRIL 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
	CLKA			10	20		
f _{max}	CLKB		C _L = 30 pF	10	20		MHz
	UNCK IN			10	20		
t _W	UNCK OUT		C _L = 30 pF	7	14		ns
^t dis	OE	Any Q	C _L = 5 pF		10	25	ns
t _{en}	OE	Any Q	C _L = 30 pF		25	40	ns
t _{PLH}	LINGKIN		C: 20 = E		50	75	
t _{PHL}	UNCK IN	Any Q	C _L = 30 pF		50	75	ns
t _{PLH}	CLKA or CLKB	OR	C _L = 30 pF		190	300	ns
t _{PLH}	UNCK IN	OR	C1 = 30 pE		40	60	ne
^t PHL	UNCK IN	UNCK IN OR $C_L = 30 \text{ pF}$			30	45	ns
	CLR	OR			35	60	60 45 400
to	CLKA or CLKB	UNCK OUT C _L = 3	C. = 30 pE		25	45	
^t PHL	UNCK IN		C[= 30 μl ⁻		270	400	
	CLKA or CLKB	IR			55	75	
	UNCK IN	- IR	C _L = 30 pF		255	400	
^t PLH	CLR				16	35	ns
	OR [↑]	Any Q			10	20	

 $[\]uparrow$ All typical values are at V_{CC} = 5 V, T_A = 25°C.



3.5 V

0.3 V

3.5 V

0.3 V

1.3 V

1.3 V


PARAMETER MEASUREMENT INFORMATION

High-Level

Low-Level

Pulse


Pulse




PARAMETER		S1
, tpzh		Open
ten	tPZL	Closed
4	tPHZ	Open
^t dis	tPLZ	Closed
t _{PLH}		Open
^t pd	tPHL	Open

1.3 V


LOAD CIRCUIT FOR 3-STATE OUTPUTS





VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES



ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

Output

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_0 = 50 \ \Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.

1.3 V

- V_{OL}

Figure 1. Load Circuit and Voltage Waveforms




Figure 2. Typical Waveforms for a 16-Word FIFO



APPLICATION INFORMATION




Figure 3. Word-Width Expansion: 48×10 Bits

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated