- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

These devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.


The SN54' family is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74' family is characterized for operation from 0 °C to 70 °C.

FUNCTION TABLE

	INPUT	S		OUTP	UTS
PRE	CLR	CLK	D	۵	ā
L	н	×	X	н	L
н	L	×	х	L	н
L	L	x	х	н† –	H,
н	н	Ť	н	н	L
н	н	t	L	L	н
н	н	L	х	Q <sub>0</sub> .	<u>a</u> o

<sup>†</sup> The output levels in this configuration are not guaranteed to meet the minimum levels in  $V_{OH}$  if the lows at preset and clear are near  $V_{IL}$  maximum. Furthermore, this configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.

### logic symbol<sup>‡</sup>



<sup>‡</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J, N, and W packages.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. SN5474...J PACKAGE SN54LS74A, SN54S74...J OR W PACKAGE SN7474...N PACKAGE SN74LS74A, SN74S74...D OR N PACKAGE (TOP VIEW)

1	U14	Þvcc
2	13	2CLR
3	12	D2D
4	11	2CLK
5	10	2PRE
6	9	20
7	8	<u>]</u> 20
	3 4 5	3 12 4 11 5 10


SN5474	W	P/	ACKAGE
n	OP VI	EW	l)
1CLK	1 U		
	2	13	]10
1 CLR	3	12	
Vcc口	4	11	GND
2CLR	5	10	]2 <u>0</u>
2D 🗋	6	9	20
2CLK	7	8	2PRE

### SN54LS74A, SN54S74 . . . FK PACKAGE (TOP VIEW)



NC - No internel connection

#### logic diagram (positive logic)




Copyright © 1988, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


## SN5474, SN54LS74A, SN54S74 SN7474. SN74LS74A, SN74S74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR SDLS119 – DECEMBER 1983 – REVISED MARCH 1988

SDEGTIG - DECEMBER 1905 - REVISED MARCH I

## schematics of inputs and outputs




'S74





schematic



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage: '74, 'S74	5.5 V
'LS74A	7 V
Operating free-air temperature range: SN54'	-55°C to 125°C
SN74′	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



## SN5474, SN54LS74A, SN54S74 SN7474. SN74LS74A, SN74S74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR SDLS119 – DECEMBER 1983 – REVISED MARCH 1988

### recommended operating conditions

				SN547	4		SN7474		UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	<u>v</u>
10H	High-level output current				- 0.4			- 0.4	mA
101	Low-level output current				16			16	mA
		CLK high	30			30			Į –
tw	Pulse duration	CLK low	37			37			ns
••		PRE or CLR low	30			30			
t <sub>su</sub>	Input setup time before CLK†		20			20			ns
th	Input hold time-data after CLK †		5			5			ns
TA	Operating free-air temperature		- 55		125	0		70	°c

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				wat		SN5474			SN7474		
PA	RAMETER	T	EST CONDITIO	NSI	MIN	TYP <sup>‡</sup>	MAX	MIN	түр‡	MAX	
VIK		V <sub>CC</sub> = MIN,	t <sub>i</sub> = - 12 mA				- 1.5			- 1.5	V
VOH		V <sub>CC</sub> = MIN, I <sub>OH</sub> = - 0.4 mA	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,	2.4	3.4		2.4	3.4		v
VOL		$V_{CC} = MIN,$ $I_{OL} = 16 \text{ mA}$	V <sub>IH</sub> = 2 V,	VIL = 0.8 V,		0.2	0.4		0.2	0.4	v
1		V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V				1			1	mA
	D						40			40	
Чн	ČLR	1					120			120	] μΑ
	All Other	V <sub>CC</sub> = MAX,	VI = 2.4 V				80			80	]
	D						- 1.6			- 1.6	
	PRES						- 1.6			- 1.6	mA
ΊL	CLR §	V <sub>CC</sub> = MAX,	$V_1 = 0.4 V$				- 3.2	Ť –		- 3.2	] "```
	CLK	1				edi-	- 3.2			- 3.2	]
los¶		V <sub>CC</sub> = MAX			- 20		- 57	- 18		- 57	mA
ICC#		V <sub>CC</sub> = MAX,	See Note 2			8.5	15		8.5	15	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25 °C$ .

<sup>§</sup>Clear is tested with preset high and preset is tested with clear high.

Not more than one output should be shown at a time.

#Average per flip-flop.

NOTE 2: With all outputs open, I<sub>CC</sub> is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement, the clock input is grounded.

# switching charateristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	DITIONS	MIN	түр	MAX	UNIT
f <sub>max</sub>					15	25		MHz
<sup>t</sup> PLH							25	ns
<sup>t</sup> PHL	PRE or CLR	Q or Q	R <sub>L</sub> = 400 Ω,	C <sub>L</sub> = 15 pF			40	ns
				-		14	25	ns
<u>ւթրн</u> քեր	CLK	Q or Q				20	40	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



# SN5474, SN54LS74A, SN54S74 SN7474. SN74LS74A, SN74S74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

### recommended operating conditions

			St	154LS7	4A	:	SN74LS	74A	
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
юн	High-level output current				- 0.4			- 0.4	mA
IOL	Low-level output current				4			8	mA
fclock	Clock frequency		0		25	0		25	MHz
		CLK high	25			25			ns
tw	Pulse duration	PRE or CLR low	25			25			115
		High-level data	20			20			ns
t <sub>su</sub>	Setup time-before CLK 1	Low-level data	20			20			113
th	Hold time-data after CLK †		5			5			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					S	N54LS7	4A	S	N74LS7	4A	UNIT
PA	RAMETER	TES	T CONDITIONS <sup>†</sup>		MIN	TYP <sup>‡</sup>	MAX	MIN	түр‡	MAX	UNIT _
VIK		V <sub>CC</sub> = MIN,	l <sub>l</sub> = 18 mA				1.5			- 1.5	V
V <sub>OH</sub>		V <sub>CC</sub> = MIN, 1 <sub>OH</sub> = 0.4 mA	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = MAX,	2.5	3.4		2.7	3.4		v
		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 4 mA	VIL = MAX,	V <sub>IH</sub> = 2 V,		0.25	0.4		0.25	0.4	v
VOL		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 8 mA	V <sub>IL</sub> = MAX,	V <sub>1H</sub> = 2 V,					0.35	0.5	
	D or CLK				1		0.1			0.1	mA
IL .	CLR or PRE	V <sub>CC</sub> = MAX,	V1 = 7 V				0.2			0.2	1023
	D or CLK						20			20	μA
ЦН	CLR or PRE	V <sub>CC</sub> = MAX,	VI = 2.7 V				40			40	μ
	DorCLK						- 0.4			- 0.4	mA
HL.	CLR or PRE	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V				- 0.8			- 0.8	
los§	•	V <sub>CC</sub> = MAX,	See Note 4		- 20		- 100	- 20		- 100	mA
ICC (To	tal)	V <sub>CC</sub> = MAX,	See Note 2			4	8		4	8	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: With all outputs open, I<sub>CC</sub> is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement, the clock input is grounded.

NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with  $V_0 = 2.25$  V and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

## switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	NDITIONS	MIN	түр	MAX	UNIT
f <sub>max</sub>					25	33		MHz
<sup>t</sup> PLH			$R_{\rm L} = 2  k \Omega_{\rm c}$	CL = 15 pF		13	25	ns
<sup>t</sup> PHL	CLR, PRE or CLK	Q or Q	_			25	40	ns

Note 3: Load circuits and voltage waveforms are shown in Section 1.



## SN5474, SN54LS74A, SN54S74 SN7474. SN74LS74A, SN74S74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR SDLS119 – DECEMBER 1983 – REVISED MARCH 1988

### recommended operating conditions

				SN54S7	4		SN74S7	4	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current				- 1			- 1	mA
IOL	Low-level output current				20			20	mA
		CLK high	6			6			1
tw	Pulse duration	CLK low	7.3			7.3			ns
		CLR or PRE low	7			7			
		High-level data	3			3			ns
t <sub>su</sub>	Setup time, before CLK f	Low-level data	3			3			113
th	Input hold time - data after CLK †		2			2			ns
ТА	Operating free-air temperature		- 55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				<b>+</b>		SN54S7	4		SN74S7	4	UNIT
PAR	AMETER		TEST CONDITI	ONS	MIN	TYP <sup>‡</sup>	MAX	MIN	түр‡	MAX	UNIT
VIK		V <sub>CC</sub> = MIN,	l <sub>l</sub> = - 18 mA,				- 1.2			- 1.2	V
		V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	V <sub>1L</sub> = 0.8 V,	2.5	3.4		2.7	3.4		v
v <sub>он</sub>		1 <sub>OH</sub> = - 1 mA			2.5	5.4			0		
Vei	-	$V_{CC} = MIN,$	V <sub>1H</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,			0.5			0.5	v
VOL		I <sub>OL</sub> = 20 mA							_		
t <sub>l</sub>		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V				1			1	mA
	D						50			50	
ЧН	CLR	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V				150			150	μA
	PRE or CLK						100			100	
	D						- 2			- 2	
	CLR	V <sub>CC</sub> = MAX,	V. = 0 5 V				- 6			- 6	mA
կը	PRE	VCC = MAA,	VI = 0.5 V				4			- 4	
	CLK						- 4			-4	
loss		V <sub>CC</sub> = MAX			- 40		- 100	- 40		- 100	mA
ICC#		V <sub>CC</sub> = MAX,	See Note 2			15	25		15	25	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

<sup>§</sup>Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

IClear is tested with preset high and preset is tested with clear high.

#Average per flip-flop.

NOTE 2: With all outputs open, I<sub>CC</sub> is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement, the clock input is grounded.

### switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		MIN	ТҮР	MAX	UNIT
fmax					75	110		MHz
<sup>t</sup> PLH	PRÉ or CLR	Qorā		С <sub>L</sub> = 15 рF		4	6	ns
трнс	PRE or CLR (CLK high)	a or Q	$R_{L} = 280 \ \Omega, \qquad C_{L} = 1$			9	13.5	ns
	PRE or CLR (CLK low)					5	8	
<sup>t</sup> PLH	CLK	Q or Q				6	9	ns
tPLH tPHL						6	9	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated